In the nowadays liquid crystal display (LCD) industries, the power consuming rate has come into public notice as an important issue. Different techniques have given rise to the revolution of LCDs, such as LED backlights and high carrier mobility transparent oxide semiconductor materials (TOS). In the aspect of thin-film-transistors (TFTs) engineering, indium gallium zinc oxide (InGaZnO) has been demonstrated as one of the promised candidate for channel material over others [1] . However, the problems as inappropriate threshold voltages and negative turn-off voltages (V off ) is yet needed to be overcome in practical application to reduce power consumption during stand-by [2] [3]. In addition, the high device operating voltage causes superfluous energy loss. In this study, high-k metal gate is employed to decrease the operating voltage of TFTs. Tin-doped InGaZnO layer (SnInGaZnO) fabricated by RF co-sputtering was proposed to add in between source/drain (S/D) region and InGaZnO channel to adjust V th and V off of InGaZnO-TFTs simultaneously. Experimental results reveal that both V th and V off can be tuned toward positive values, also, I on /I min is increased, and substhreshold swing is reduced at the same time.
Introduction
In the nowadays liquid crystal display (LCD) industries, the power consuming rate has come into public notice as an important issue. Different techniques have given rise to the revolution of LCDs, such as LED backlights and high carrier mobility transparent oxide semiconductor materials (TOS). In the aspect of thin-film-transistors (TFTs) engineering, indium gallium zinc oxide (InGaZnO) has been demonstrated as one of the promised candidate for channel material over others [1] . However, the problems as inappropriate threshold voltages and negative turn-off voltages (V off ) is yet needed to be overcome in practical application to reduce power consumption during stand-by [2] [3] . In addition, the high device operating voltage causes superfluous energy loss. In this study, high-k metal gate is employed to decrease the operating voltage of TFTs. Tin-doped InGaZnO layer (SnInGaZnO) fabricated by RF co-sputtering was proposed to add in between source/drain (S/D) region and InGaZnO channel to adjust V th and V off of InGaZnO-TFTs simultaneously. Experimental results reveal that both V th and V off can be tuned toward positive values, also, I on /I min is increased, and substhreshold swing is reduced at the same time. Fig. 1 depicts schematically the device structure of the proposed bottom gate InGaZnO-TFTs with additional SnInGaZnO-EBL. TaN was employed as the gate electrode, 50-nm-thick HfSiO was used as gate insulator, 25-nm-thick RF sputtered InGaZnO as channel layer, The co-sputtering condition of P SnO = 40 W and P InGaZnO = 80 W was employed to fabricate the SnInGaZnO EBL, and aluminum was utilized as S/D electrodes. Note that there is no need for extra mask since EBL was deposited utilizing the same mask of S/D electrodes, hence reduces the process complexity.
Experiments

Results and Discussion
Fig . 2 shows carrier density and Hall mobility of the SnInGaZnO films obtained by Hall measurement. Fig. 3 shows the O1s core level spectra of SnInGaZnO films obtained by x-ray photoelectron spectroscopy (XPS). An evident transition of Sn bonding type from SnO (529.7 eV) into SnO 2 (529.9 eV) are observed as P SnO > 40 W [4], indicating that the appearance of SnO 2 would decrease the carrier density as the downward line shown in Fig. 2. Fig. 4 exhibits the band-gap values of SnInGaZnO and InGaZnO obtained from optical absorption measurement [5] . The derived band-gap is 3.62 eV for InGaZnO and 3.38 eV for SnInGaZnO, indicating tin doping in InGaZnO leads to a band-gap narrowing of about 0.24 eV. Fig. 5 shows I D -V G characteristics of the proposed InGaZnO-TFTs with low-driving voltage ( 2 V). Note that the transfer curves shift toward positive V G -axis as t EBL was increased, which should be due to the high SnInGaZnO barriers in source/SnInGaZnO/InGaZnO/SnInGaZnO/drain route, an additional gate bias is needed to lower the induced barriers, and the barrier is high for thick SnInGaZnO since the same drain bias is divided up by an extended source-drain distance with same InGaZnO length. It is interesting to see that V off can be tuned to 0 V @ t EBL = 250 nm, and I min can be reduced from 4.6×10 -10 A @ t EBL = 0 nm to 2.7x10 -11 A @ t EBL = 250 nm. As t EBL = 500 nm, V off keeps shifting to 0.2 V. It is ascribed to the fact that the SnInGaZnO layer provides an additional barrier height to block channel electrons from source/drain electrodes. Essentially, a thick SnInGaZnO would induce a high series resistance and in turn causes a large voltage drop across the S/D and channel interface, as the results, I min would slightly raises, and I on is decreased. Fig. 6 shows √I D -V G characteristics to calculate the saturation mobility, the carrier mobility decayed from 14.53 cm 2 /V-s to 10.29 cm 2 /V-s with thickened SnInGaZnO. Therefore, with appropriate SnInGaZnO thickness applied to the InGaZnO-TFTs, electrical performance can be optimized, and the extracted device parameters are shown in Table 1 with the best condition of I on /I off , S.S, V T , V off , and mobility are 1.9x10 6 , 0.077 V/dec, 0.55 V, 0 V and 13.39 cm 2 /V-s, respectively @ t EBL = 250 nm (note that I off is defined at V G = 0 V).
Conclusions
We have investigated the basic characteristics of alloyed-SnInGaZnO films and its influence on the electric performance of a-InGaZnO-TFTs. Through the use of a SnInGaZnO electron barrier layer, better switch property of I on /I off = 1. 
